summaryrefslogtreecommitdiffstats
path: root/src/target_dsp/calypso/ida/tms320c54.cfg
blob: 7962bee22567facce2e4b6d093eb42a35462c71b (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
; Append this to the tms320c54.cfg shipped with IDA

.CALYPSO

; entry _reset 0xff80 Reset vector

;	RIF
RIF_DXR			0x0000
RIF_DRR			0x0001
RIF_SPCX		0x0002
RIF_SPCR		0x0003

;	CYPHER
CYPHER_CNTL		0x2800
CYPHER_CNTL.START			0
CYPHER_CNTL.RESETSW			1
CYPHER_CNTL.MODE0			2
CYPHER_CNTL.MODE1			3
CYPHER_CNTL.CLK_EN			4
CYPHER_CNTL.CYPHER_ONLY			5

CYPHER_STATUS_IRQ	0x2801
CYPHER_STATUS_IRQ.LT_FIN		0

CYPHER_STATUS_WORK	0x2802
CYPHER_STATUS_WORK.WORKING		0

CYPHER_KC_1		0x2803
CYPHER_KC_2		0x2804
CYPHER_KC_3		0x2805
CYPHER_KC_4		0x2806
CYPHER_COUNT_1		0x2807
CYPHER_COUNT_2		0x2808
CYPHER_DECI_1		0x2809
CYPHER_DECI_2		0x280A
CYPHER_DECI_3		0x280B
CYPHER_DECI_4		0x280C
CYPHER_DECI_5		0x280D
CYPHER_DECI_6		0x280E
CYPHER_DECI_7		0x280F
CYPHER_DECI_8		0x2810
CYPHER_ENCI_1		0x2811
CYPHER_ENCI_2		0x2812
CYPHER_ENCI_3		0x2813
CYPHER_ENCI_4		0x2814
CYPHER_ENCI_5		0x2815
CYPHER_ENCI_6		0x2816
CYPHER_ENCI_7		0x2817
CYPHER_ENCI_8		0x2818

;	MCSI
MCSI_CONTROL		0x0800
MCSI_MAIN-PARAMETERS	0x0801
MCSI_INTERRUPTS		0x0802
MCSI_CHANNEL-USED	0x0803
MCSI_OVER-CLK		0x0804
MCSI_CLK-FREQ		0x0805
MCSI_STATUS		0x0806
MCSI_TX0		0x0820
MCSI_TX1		0x0821
MCSI_TX2		0x0822
MCSI_TX3		0x0823
MCSI_TX4		0x0824
MCSI_TX5		0x0825
MCSI_TX6		0x0826
MCSI_TX7		0x0827
MCSI_TX8		0x0828
MCSI_TX9		0x0829
MCSI_TX10		0x082A
MCSI_TX11		0x082B
MCSI_TX12		0x082C
MCSI_TX13		0x082D
MCSI_TX14		0x082E
MCSI_TX15		0x082F
MCSI_RX0		0x0830
MCSI_RX1		0x0831
MCSI_RX2		0x0832
MCSI_RX3		0x0833
MCSI_RX4		0x0834
MCSI_RX5		0x0835
MCSI_RX6		0x0836
MCSI_RX7		0x0837
MCSI_RX8		0x0838
MCSI_RX9		0x0839
MCSI_RX10		0x083A
MCSI_RX11		0x083B
MCSI_RX12		0x083C
MCSI_RX13		0x083D
MCSI_RX14		0x083E
MCSI_RX15		0x083F

;	RHEA
RHEA_TRANSFER_RATE	0xF800

RHEA_BRIDGE-CTRL	0xF801
RHEA_BRIDGE-CTRL.TIMEOUT_ENABLE		8
RHEA_BRIDGE-CTRL.NSUPV			9

;	API
API_CONF		0xF900
API_CONF.RESERVED0			0
API_CONF.API_HOM			1
API_CONF.BRIDGE_CLK_EN			2

;	Interrupts
INT_CNTRL		0xFA00
INT_CLEAR		0xFA01

;	DMA
DMA_CONTROLLER_CONF	0xFC00
DMA_ALLOC_CONFIG	0xFC02
DMA1_RAD		0xFC10
DMA1_RDPTH		0xFC12
DMA1_AAD		0xFC14
DMA1_ALGTH		0xFC16
DMA1_CTRL		0xFC18
DMA1_CUR_OFFSET_API	0xFC1A
DMA2_RAD		0xFC20
DMA2_RDPTH		0xFC22
DMA2_AAD		0xFC24
DMA2_ALGTH		0xFC26
DMA2_CTRL		0xFC28
DMA2_CUR_OFFSET_API	0xFC2A
DMA3_RAD		0xFC30
DMA3_RDPTH		0xFC32
DMA3_AAD		0xFC34
DMA3_ALGTH		0xFC36
DMA3_CTRL		0xFC38
DMA3_CUR_OFFSET_API	0xFC3A
DMA4_RAD		0xFC40
DMA4_RDPTH		0xFC42
DMA4_AAD		0xFC44
DMA4_ALGTH		0xFC46
DMA4_CTRL		0xFC48
DMA4_CUR_OFFSET_API	0xFC4A