summaryrefslogtreecommitdiffstats
path: root/Src/osmocombb/src/target/firmware/include/mtk/mt6139.h
blob: 35458b5db0d35c6e4034da6a46c3b6b4080b6509 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
#ifndef _MTK_MT6139_H
#define _MTK_MT6139_H

enum mt6139_band {
	MTRF_BAND_GSM850	= 0,
	MTRF_BAND_GSM900	= 1,
	MTRF_BAND_GSM1800	= 2,
	MTRF_BAND_GSM1900	= 3,
};

#define MT6139_CW0_SYNCP_SHIFT	0
#define MT6139_CW0_SYNCPW	(1 << 2)
#define MT6139_CW0_DIEN		(1 << 3)
#define MT6139_CW0_FLT		(1 << 4)
#define MT6139_CW0_AFC_SHIFT	5
#define MT6139_CW0_VCO_SEL	(1 << 11)
#define MT6139_CW0_GPO		(1 << 12)
#define MT6139_CW0_POR		(1 << 13)

#define MT6139_CW1_NFRACT_SHIFT	0
#define MT6139_CW1_NINT_SHIFT 	8
#define MT6139_CW1_BAND_SHIFT 	16
#define MT6139_CW1_TRX_850	(1 << 18)

#define MT6139_CW2_GAINTBL_SHIFT 0
#define MT6139_CW2_MODE_SHIFT	6
#define MT6139_CW2_AUTO_CAL	(1 << 9)
#define MT6139_CW2_DCD_AQ_SHIFT	10
#define MT6139_CW2_DCD_AI_SHIFT	16

#define MT6139_CW9_DCD_CQ_SHIFT	0
#define MT6139_CW9_DCD_BQ_SHIFT	7
#define MT6139_CW9_PWR_DAC_C	(1 << 14)
#define MT6139_CW9_PWR_DAC_B	(1 << 15)
#define MT6139_CW9_PWR_DAC_A	(1 << 16)
#define MT6139_CW9_AM_ENABLE	(1 << 17)

enum mt6139_cw2_mode {
	MODE_SLEEP	= 0x0,
	MODE_WARM_UP	= 0x1,
	MODE_RECEIVE	= 0x3,
	MODE_TRANSMIT	= 0x4,
};

#define MT6139_CW11_TX_CTL	(1 << 0)
#define MT6139_CW11_TXG_IQM	(1 << 1)
#define MT6139_CW11_TXD_IQM	(1 << 2)
#define MT6139_CW11_TX_DIV2	(1 << 3)
#define MT6139_CW11_TX_DIV4	(1 << 4)
#define MT6139_CW11_TXG_BUF	(1 << 5)
#define MT6139_CW11_TXD_BUF	(1 << 6)
#define MT6139_CW11_TXMODGAIN_SHIFT	7
#define MT6139_CW11_TX_FLT_SHIFT	10
#define MT6139_CW11_TXAPC_SHIFT		14
#define MT6139_CW11_TXPW_SHIFT		16
#define MT6139_CW11_TXBIAST_SHIFT	18
#define MT6139_CW11_TXDIV_GC0	(1 << 20)
#define MT6139_CW11_TXDIV_GC1	(1 << 21)

#endif /* _MTK_MT6139_H */